Dr. Norbert Cheung's Lecture Series

Level 5 Topic no: 13

EMI/EMC in Motion Systems


Contents

- 1. The EMI/EMC Problem
- 2. The Emission Standards
- 3. Digital Signal Interference
- 4. Grounding and Filtering
- 5. Cables and Coupling Problems

Email: norbertcheung@szu.edu.cn **Web Site:** <u>norbert.hk</u>

<u>1. The EMI/EMC Problem</u>

- 1. Internal Problems
- 2. Susceptibility from the outside
- 3. Emission to the environment via equipment or cables




The EMI Problem and Sources of EMI (natural, manmade, and unintentional)

EMC Electromagnetic Compatibility – The ability of a device/system to operate normally, yet cause no deviations in the normal operation of other devices/systems in its intended electromagnetic surroundings

EMI Electromagnetic Interference – The disruption of normal operation of a device/system (victim) caused by the presence of undesirable or unintended electromagnetic energies emanating from another device/system (source).


Ambient – surroundings around equipment E Field – Electric Field V/m H Field - Magnetic Field T Far field - $>30\lambda$ Near Field - $<30\lambda$


Frequency Bands




Who makes the rules? FCC (US), VDZ (Germany), EN Standard (Europe) etc.

2. The Emission Standards







How to test the emission level of equipment?


3. Digital Signal Interference

Λ		RISE TIME v/ŋs	INPUT CAPACITANCE Df	∆f 1/πτ mHz
/	CMOS	0.05	5	З.
	LP-TTL	0.2	5	21 32
	π	0.3	5	32
	LS-TTL	0.35	6	40
	STL	1.0	- 4, -	120
	ECL-10K	0.4	3	160
				:


NOISE BANDWIDTH OF COMMON IC's


Different types of logic gates have different noise interference levels.

We can also (approximately) estimate the noise spectrum through the observation of the digital waveform.



Therefore it is very important to properly layout the power and ground lines.






Each line on the PCB trace is very important.


PCB design rules:

- 1. Avoid large loops in traces carrying current
- 2. Use separate grounds for large signals, make them wide
- 3. Run V+ and ground traces adjacent or on opposite sides
- 4. Use wide traces for V+ and grounds
- 5. On multi-layer boards, place EMI critical traces between Ground and V+
- 6. Cut corners to reduce reflections on traces carrying fast pulse
- 7. Choose as slow a logic component as possible
- 8. Use decouple capacitors between each pair of ICs. Keep leads short. Choose capacitors with high resonant frequency.
- 9. For switched mode power supplies, locate traces directly on opposite sides of the PCB to reduce the loop area.



PCB with low and high frequencies operation:

Trace impedance on the PCB





Checklist of Minimizing EMI on the PCB (especially for digital circuits)

- 1. Elimination of Source
- 2. Isolation
- 3. Orientation
- 4. Shielding
- 5. Filtering
- 6. Grounding
- 7. Balancing
- 8. Impedance Level Control
- 9. Cable design
- 10. Cancellation techniques


4. Grounding and Filtering


Different operating frequency requires different treatment






EMI CONTROL IN POWER MAINS






It is very important to put the filter in the right location RFI FILTERS IN ENCLOSURES



Page 11


The filter should filter out the differential noise as well as the common mode noise.




Differential Mode Line Filter at different frequencies

5. Cables and Coupling Problems


Effect on magnetic coupling through large current loops:




To shield the magnetic field, we must apply special technique. The effectiveness of each technique is shown on the diagrams on the next page



Ways to reduce ground loop by special coupling arrangement: REDUCING GROUND LOOP COUPLING (CONTR)






REDUCING NOISE TO A RECEIVER OR SENSITIVE CIRCUITS

- LIMIT BANDWIDTH ONLY TO THAT NECESSARY SEPARATE SENSITIVE AND NOISY CIRCUITS DECOUPLE THE POWER SOURCES
- USE A SMALL BYPASS CAPACITOR IN PARALLEL WITH ELECTROLYTICS CONNECT CASE OR OUTSIDE FOIL END OF CAPACITORS TO GROUND IF NECESSARY, USE SHIELDED ENCLOSURE USE FREQUENCY SELECTIVE FILTERS WHERE PRACTICAL

SUMMARY STEPS

- 1. ELIMINATE
- 2. ISOLATE
- REORIENT
- 4. SHIELD
- 5. FILTER
- 6. GROUND
- 7. BALANCE/CANCEL

- 8. IMPEDANCE CONTROL
- 9. CABLE DESIGN
- 10. MINIMIZE LOOPS
- 11. PC TRACE REDESIGN
- 12. MINIMIZE/MOVE RESONANCE
- 13. ELIMINATE NON-LINEAR DEVICES



---- END ----